Top Tech Jobs & Startup Jobs in Toronto

Reposted 10 Days AgoSaved
In-Office or Remote
2 Locations
Senior level
Senior level
Information Technology • Manufacturing
Lead the verification of Serdes systems, develop UVM/SV testbenches and test cases, and mentor junior engineers while ensuring design quality and integration.
Top Skills: PerlPythonSystemverilogTclUvm
Reposted 13 Days AgoSaved
In-Office or Remote
2 Locations
Senior level
Senior level
Information Technology • Manufacturing
Lead the frontend digital design of D2D PHY for chiplet systems, optimizing performance and collaborating across teams while mentoring junior designers.
Top Skills: Cadence GenusCxlDdr4Ddr5PciePerlPythonSdcSerdesStaSynopsys DcSystemverilogTclUcieUpf
Reposted 18 Days AgoSaved
In-Office or Remote
2 Locations
Entry level
Entry level
Information Technology • Manufacturing
As a Verification Engineer, you will lead the verification of Serdes by developing AMS SystemVerilog models, collaborating with the design team, and ensuring model quality.
Top Skills: Jasper GoldPerlPythonSystemverilogTclUvmVc-Formal
Reposted 20 Days AgoSaved
In-Office or Remote
2 Locations
Senior level
Senior level
Information Technology • Manufacturing
As a Digital Design Engineer at Eliyan, you will design and develop Ethernet PCS/PMA IPs, optimize digital designs, and collaborate on high-performance products.
Top Skills: Ethernet StandardsIeee 802.3RtlSystemverilog
Reposted YesterdaySaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead product strategy and execution for die-level co-packaged optics, selecting and qualifying VCSELs, photodetectors, lenses, and fiber interfaces; define assembly-aware optical specs, drive optical-electrical co-design within foundry constraints, and coordinate cross-functional alignment with silicon, packaging, and marketing teams.
Top Skills: BeolCo-Packaged OpticsCpo ConsortiumFeolFiber Connectors/InterfacesFlip-Chip BondingGlobalfoundriesIeee 802.3Interposer-Based IntegrationLensesLithographyMetal Layer StackupsMicro-Bump InterconnectsOifOptical Alignment YieldOptical SubassembliesPackaging Design RulesPhotodetectors (Pds)Solder ReflowTsmcVcsels
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 2 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
The Senior Staff Physical Verification Engineer leads all physical verification activities including DRC, LVS, and DFM for advanced chip designs, ensuring compliance across multiple foundries and technologies.
Top Skills: CalibreIc ValidatorPerlPythonTcl
Reposted 4 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead architecture and RTL implementation of high-speed SerDes digital IP (224G/448G PAM4), including DSP equalization, CDR, FEC, PHY control, RTL quality, AMS integration, tapeout coordination, standards work, firmware interfaces, and post-silicon debug.
Top Skills: 3Nm5NmAdcAms Co-SimulationCdcCdrCtleDacDfeDftDpiFfeFinfetGaaIeee 802.3LintMlseOif CeiPam4RdcRs-Fec Kp4Rs-Fec Kp8RtlSynthesisSystemverilogUcie
Reposted 10 Days AgoSaved
In-Office or Remote
CA
Senior level
Senior level
Information Technology • Manufacturing
As a Signal and Power Integrity Engineer, you'll develop packaging solutions for chiplet interconnects, optimizing performance through simulation, measurement, and collaboration with cross-functional teams.
Top Skills: AdsAllegroHfssHspicePowerdcPowersiQ3DSiwaveSpectre
Reposted 15 Days AgoSaved
In-Office or Remote
CA
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
The Principal Digital Verification Engineer will lead technical verification of chiplet products, develop UVM-based test environments, execute verification plans, and mentor junior engineers.
Top Skills: SystemverilogUvm
Reposted 16 Days AgoSaved
In-Office or Remote
CA
Senior level
Senior level
Information Technology • Manufacturing
As a Principal Physical Design Engineer, you will lead ASIC development from RTL to GDSII, oversee design flow optimization, and ensure the delivery of high-performance products.
Top Skills: AsicEmGdsiiIrPnrPvRtlSamsungStaTsmc
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account