Micron Technology Logo

Micron Technology

Staff/Principal Engineer - HBM Design for Test (DFT)

Posted 8 Days Ago
Be an Early Applicant
In-Office
Richardson, TX
Senior level
In-Office
Richardson, TX
Senior level
Senior technical contributor owning DFT architecture and MBIST solutions for HBM logic and base die. Define MBIST/logic test architectures, DFT entry flows, and test/debug modes. Partner with architects, APR, and verification to ensure scalable, manufacturable designs; support RTL debug, timing closure, and silicon bring-up. Mentor engineers and drive documentation and cross-functional alignment.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The Staff/Principal Engineer - HBM Design for Test (DFT) is a senior technical contributor responsible for defining, deploying, and sustaining best-in-class DFT solutions across HBM core die and base die spanning multiple HBM families with a primary focus on logic die MBIST support and architectural definitions along with implementation strategies.
This role emphasizes DFT architecture, specification ownership, multi-functional alignment, and program support, supported by strong technical expertise to ensure solutions are robust, scalable, and manufacturable. The role includes close partnership with DFT Verification to ensure feature completeness, coverage, and readiness for tape-out and silicon bring-up.
Key Responsibilities
  • Ensure DFT solutions enable high-quality, low-cost, and manufacturable HBM products
  • Define, implement, and document logic die MBIST architectures, including controller interaction, access mechanisms, sequencing, and broadcast behavior through high speed logic path design techniques.
  • Own test definitions and DFT entry flows supporting MBIST, logic test, interface test, and debug use cases including customer specified modes of operation.
  • Partner with logic and SoC architects to ensure DFT features are well-integrated, scalable, and generation-over-generation extensible
  • Support RTL debug and functional verification for DFT and MBIST related features through the use of Verilog and analog simulation tools.
  • Assist in defining checks, assertions, and coverage expectations related to logic die test functionality.
  • Work with APR teams to support physical implementation of DFT and MBIST logic including:
    • Timing closure for test paths and control logic
    • Evaluation of clocking, reset, and scan/MBIST routing impacts
    • Review of congestion, power, and area tradeoffs related to DFT features
• Provide guidance on DFT-friendly floorplanning and implementation practices, especially for high-fanout or broadcast test structures along with providing scripts to improve efficiency where applicable.• Support late-stage implementation and signoff debug related to DFT timing, connectivity, or integration issues
  • Serve as the DFT and MBIST point of contact for assigned programs or functional areas
  • Contribute to documentation, knowledge sharing, and training within the DFT and design groups.
  • Mentor junior engineers and support technical skill development within assigned areas

Minimum Qualifications:
  • Bachelor's degree in Electrical Engineering or related field (Master's preferred)
  • 5+ years of experience in design-for-test, logic test, or related SoC/ASIC design roles
  • Strong understanding of MBIST fundamentals, memory architectures, and logic test concepts.
  • Working knowledge of memory architectures (HBM or DRAM preferred)
  • Experience influencing DFT requirements, specifications, and verification expectations

Preferred Qualifications:
  • Strong multi-functional collaboration skills, including work with verification organizations
  • Exposure to IEEE 1500 / DFT access mechanisms / broadcast test concepts
  • Experience supporting first silicon, qualification, or high-volume manufacturing debug

Clear written and verbal communication skills
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Similar Jobs at Micron Technology

3 Hours Ago
In-Office
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Drive SoC physical implementation from netlist to GDSII including floorplanning, placement, CTS, routing, timing closure (MMMC), power integrity, and physical signoff. Integrate complex IP, partner with DFT/packaging/manufacturing, support tape-out and post-silicon debug, and improve flows via scripting and automation.
Top Skills: Cadence InnovusCadence TempusCpfDftDramDrcErcGdsiiHbmLvsMbistNocParasitic ExtractionPhySdcSiemens CalibreStaSynopsys Icc2Synopsys PrimetimeUpf
3 Hours Ago
In-Office
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead early technical engagement with strategic customers to translate workload requirements into end-to-end Micron memory and storage solution architectures, influence platform decisions ahead of revenue, secure design wins, support value selling, and collaborate cross-functionally to hand off designs into deployment.
Top Skills: AICloudComputeData-Center SystemsHpcMemoryNetworkingSoftware StacksStorage
3 Hours Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Perform SI/PI analysis and modeling for HBM interposers, packages, and silicon channels. Conduct frequency- and time-domain channel characterization, mask-based timing and SPICE simulations, PDN/impedance and transient analysis, electromagnetic extraction, and automate sign-off flows with EDA vendors to ensure HBM interface reliability and product sign-off.
Top Skills: Ansys HfssAnsys SiwaveCadence PowerdcCadence PowersiCowosDdrEmibHbmInterposerKeysight AdsPciePdnSerdesSpiceSynopsys HspiceTsvUcie

What you need to know about the Toronto Tech Scene

Although home to some of the biggest names in tech, including Google, Microsoft and Amazon, Toronto has established itself as one of the largest startup ecosystems in the world. And with over 2,000 startups — more than 30 percent of the country's total startups — Toronto continues to attract new businesses. Be it helping entrepreneurs manage their finances, simplifying business operations by automating payroll or assisting pharmaceutical companies in launching new drugs, the city's tech scene is just getting started.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account