Untether AI Logo

Untether AI

Senior/Staff Formal Verification Engineer

Posted 11 Days Ago
Be an Early Applicant
Hybrid
Toronto, ON
Senior level
Hybrid
Toronto, ON
Senior level
As a Senior/Staff Formal Verification Engineer at Untether AI, you will lead formal verification efforts for Custom-AI hardware designs, collaborating with engineers to ensure accuracy and optimize designs. Responsibilities include developing verification plans, debugging results, and enhancing methodologies in the intersection of AI and hardware.
The summary above was generated by AI

We’re looking for best-in-class engineers to join our existing top-notch team. When you join Untether AI, you will be part of the team that creates innovative hardware and delivers industry-leading AI performance and efficiency. Utilizing non Von Neumann techniques, you will help propel sustainable AI inference.


As part of this talented team of engineers, you are able to - and are excited to - architect, implement, verify and productize custom hardware designs. Being on our team means collaborating with an extremely bright group of people while tackling tough and interesting problems at the intersection of AI and hardware.


This position is for a Senior/Staff Formal Verification Engineer The successful candidate will use formal verification technologies to perform functional verification of design blocks inside Custom Al IPs. Formal technologies include Formal Property Verification, Sequential Equivalence Checking and Data path Validation.

Key Responsibilities

  • Drive formal verification efforts to ensure the correctness and performance of Custom-AI hardware designs at both IP and Sub-system level.
  • Develop and execute verification plans: from creating formal property test plans to executing them and providing final sign-off based on thorough verification
  • Collaborate with hardware designers and architects to define the properties and requirements that need to be verified, ensuring alignment with system-level goals and performance expectations.
  • Analyze and debug formal verification results, provide actionable feedback to design teams, and assist in improving design decisions to enhance verification outcomes
  • Contribute to the continuous improvement of verification methodologies, tools, and internal processes, ensuring our verification practices remain at the forefront of industry standards.
  • Stay up-to-date with the latest advancements in formal methods and AI hardware verification, applying new techniques to improve our verification strategies

Minimum Requirements

  • Bachelor's or Master's degree in Electrical Engineering or Computer Engineering.
  • 3+ years of proven experience in formal verification, especially Formal Property Verification.
  • Hands-on experience with formal verification tools such as Cadence JasperGold, Synopsys VC Formal, or equivalent tools.
  • Expertise in SystemVerilog Assertions (SVAs), with the ability to define, implement, and verify complex design properties is a must.
  • Solid experience with RTL design (e.g., Verilog, VHDL) and understanding of digital design principles.
  • A decent understanding of compute architecture, including CPU, GPU, or specialized AI hardware accelerators, and how to verify performance, timing, and functional properties within these architectures.
  • Proficiency in scripting languages such as Python for automation and tool integration.

Preferred Skills & Experience

  • In-depth understanding of complexity issues in formal property verification, including techniques to manage state space explosion, abstraction methods, and scalable verification strategies for large designs.
  • Strong knowledge of AMBA protocols such as AXI, AHB, and APB, with the ability to verify the correctness of communication and data transfer between components using these protocols.
  • Familiarity with the RISC-V Instruction Set Architecture (ISA) and its implementation in hardware, including the challenges of verifying custom RISC-V processors and accelerators.

What are some of the perks that you will receive being part of Untether AI? Aligned to Untether’s philosophy, our employees enjoy the same perks, regardless of role or level. In part, these include:

  • 20 vacation days
  • Strong health and extended health benefits
  • Unlimited sick days
  • Stock options
  • Building chips and software that will change the world

Thinking about applying?

  • We’re a pretty welcoming bunch of people. If we’ve piqued your interest, you’re passionate about the same things we are but you aren’t sure if you check all the boxes, please apply anyway. We’re a great place to work, an even better place to learn and we focus on both capability and potential!
  • Besides being a pretty friendly group, we’re also pretty diverse - ethnically, experientially and in our physical and mental abilities. If you are someone who needs accommodation during the interview process and/or in the workplace, please send a note along with your resume to [email protected] and we’ll be in touch.

A little bit more about Untether AI:


Untether AI has developed a groundbreaking new architecture that brings neural net inference to new levels of performance and efficiency. We’ve already sold our product to smart clients who want to get in at ground zero. We’ve done this while continuing to improve our technology creating ultra-efficient, high performance AI chips that eliminates the data movement bottleneck that costs energy and performance in traditional architectures. We’re a team made up of scientists, engineers and entrepreneurs and have the support of tier one investors. Join us to be part of something big - a chance to create the future of AI.

Top Skills

Python
Systemverilog
Verilog
Vhdl
HQ

Untether AI Toronto, Ontario, CAN Office

Toronto, Ontario, Canada, M5V 2H2

Similar Jobs

2 Days Ago
2 Locations
Senior level
Senior level
Legal Tech • Software
The Senior Principal Verification Engineer will lead a team in the verification of digital RTL, develop reusable verification components, and manage verification plans using Cadence tools. Responsibilities include project planning, architecture of verification environments, developing UVM-SV scoreboards, and collaborating closely with design teams.
Top Skills: SystemverilogUvmVerilog
4 Days Ago
3 Locations
Senior level
Senior level
Legal Tech • Software
The Lead Digital Verification Engineer will develop high-performance physical IP for protocols, contributing to digital verification tasks like flow development, test planning, and coverage closure. The role requires collaboration with engineers and project managers, along with independent task completion. Experience in digital verification methodologies and scripting languages is essential.
Top Skills: Systemverilog
Senior level
Cloud • Hardware • Software • Semiconductor
The Senior Principal Verification Engineer will lead a team in verifying digital RTL and developing reusable verification components. Responsibilities include project planning, managing verification plans, building verification environments, and collaborating with design engineers on complex test scenarios. Candidates should have a deep understanding of the verification flow and experience in metric-driven verification, along with strong leadership skills.
Top Skills: SystemverilogVerilog

What you need to know about the Toronto Tech Scene

Although home to some of the biggest names in tech, including Google, Microsoft and Amazon, Toronto has established itself as one of the largest startup ecosystems in the world. And with over 2,000 startups — more than 30 percent of the country's total startups — Toronto continues to attract new businesses. Be it helping entrepreneurs manage their finances, simplifying business operations by automating payroll or assisting pharmaceutical companies in launching new drugs, the city's tech scene is just getting started.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account