Ciena Logo

Ciena

Senior ASIC Verification Engineer

Posted 6 Days Ago
Be an Early Applicant
Remote
2 Locations
Senior level
Remote
2 Locations
Senior level
As a Senior ASIC Verification Engineer at Ciena, you will develop test benches and tests for FPGAs and ASICs, root-cause RTL bugs, create verification models, and draft detailed test plans. You will also conduct test plan and coverage analysis for block and SOC-level verification.
The summary above was generated by AI

Ciena is committed to our people-first philosophy. Our teams enjoy a culture focused on prioritizing a personalized and flexible work environment that empowers an individual’s passions, growth, wellbeing and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact.

How You Will Contribute:
Reporting to Sr. Manager ASIC Engineering, as a Senior ASIC Verification Engineer, you will:

  • Develop test benches and tests for FPGAs and ASICs.

  • Assist in root-causing RTL bugs.

  • Develop verification models. 

  • Draft detailed test plans.

  • Partaking in test plan and coverage analysis of the block and SOC-level verification.

The Must Haves:

  • Bachelor / Master or PhD degree in Electrical Engineering coupled with proven experience in ASIC development with Verilog.

  • Experience with ASIC design verification, synthesis, timing/power analysis and DFT.

  • Minimum 5 years of work experience is required in ASIC Verification, including proficiency in UVM and System Verilog.

  • Experience with modern SoC design architectures, ARM/MiPs type processor cores, Ethernet, Networking, and Data Communications.

  • Strong debug and lab experience.

Assets:

  • Knowledge of high-performance and low-power design techniques.

  • Knowledge of FPGA and emulation platforms. Knowledge of SOC architecture.

  • Knowledge of assertion-based formal verification.

  • Proficient with a scripting language like Perl.

Pay Range:

The annual pay range for this position is $141,700 - $226,300.
The annual pay range for this position in California is $157,900 - 252,200.

#LI-BH

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

Not ready to apply? Join our Talent Community to get relevant job alerts straight to your inbox.
At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard.  Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Top Skills

Perl
System Verilog
Uvm
Verilog

Similar Jobs

Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
As a Senior ASIC Verification Engineer, you will verify the design and architecture of high-speed coherent interconnects, develop verification testbenches, and collaborate with teams to ensure design correctness. You'll utilize advanced verification methodologies and tools while mentoring junior engineers.
Top Skills: C++System Verilog
19 Days Ago
Remote
United States
Senior level
Senior level
Industrial • Manufacturing
As a Senior ASIC Design Verification Engineer, you will ensure the verification of digital SoC for advanced automotive communication semiconductors. Collaborate with architects, designers, and SW engineers, while contributing to a cohesive work environment for optimal results.
Top Skills: Verilog,System Verilog,Python,Tcl,C/C++
19 Days Ago
Remote
Mountain View, CA, USA
Expert/Leader
Expert/Leader
Artificial Intelligence • Machine Learning • Semiconductor
The Senior ASIC Design Verification Engineer at Groq is responsible for verifying hardware features of the Language Processing Unit (LPU), developing advanced verification environments, and optimizing automated verification flows. The role involves collaboration with cross-functional teams, formal verification, supporting silicon bring-up, and innovating future verification strategies for accelerator chips.
Top Skills: Asic

What you need to know about the Toronto Tech Scene

Although home to some of the biggest names in tech, including Google, Microsoft and Amazon, Toronto has established itself as one of the largest startup ecosystems in the world. And with over 2,000 startups — more than 30 percent of the country's total startups — Toronto continues to attract new businesses. Be it helping entrepreneurs manage their finances, simplifying business operations by automating payroll or assisting pharmaceutical companies in launching new drugs, the city's tech scene is just getting started.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account