Cadence Design Systems Logo

Cadence Design Systems

Principal Design Engineer

Sorry, this job was removed at 08:20 p.m. (EST) on Friday, May 30, 2025
Be an Early Applicant
In-Office
Toronto, ON
In-Office
Toronto, ON

Similar Jobs

4 Days Ago
In-Office
Toronto, ON, CAN
Senior level
Senior level
Semiconductor
Seeking a Principal Digital Design Engineer to develop high-performance wireline PHY IPs for SoCs and ASICs, focusing on digital design and mixed-signal integration. Responsibilities include RTL design, verification, timing closure, and collaboration with junior engineers.
Top Skills: PerlPythonSystemverilogTclVerilog
3 Days Ago
In-Office
Toronto, ON, CAN
Expert/Leader
Expert/Leader
Semiconductor
The Principal Mixed Signal Design Engineer designs advanced analog ICs, leads design projects, mentors junior engineers, and collaborates across teams for circuit performance validation.
Top Skills: AdcCadenceCmosDacElectronic Design AutomationMentor GraphicsSerdesSynopsys
2 Days Ago
In-Office
Toronto, ON, CAN
Senior level
Senior level
Semiconductor
The Principal Design Verification Engineer will design and verify digital circuits in high-speed data communication ICs, develop verification plans, and collaborate with teams to improve methodologies and deliver competitive solutions.
Top Skills: CC++MatlabPerlPythonSystemverilogUnix Shell ScriptingUvmVerilog
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This team is focused on High Speed Serdes. The ideal candidate will have at least 5 plus years of actual work experience in SerDes as well as a thorough understanding of the end-to-end digital design flow to accurately and efficiently collaborate with all members of the technical staff, both analog and digital, regarding overall project development progress and status. This includes but is not limited to:

  • Digital microarchitecture definition and documentation
  • RTL logic design, debug and functional verification
  • Understanding of digital architecture trade-offs for power, performance, and area
  • Understanding of proper handling of multiple asynchronous clock domains and their crossings
  • Understanding of Lint checks, UPF checks and proper resolution of errors
  • Understanding synthesis timing constraints, static timing analysis and constraint development
  • Understanding of fundamental physical design flows and stages
  • Understanding of wireline standards and collaborating with standards experts to relate standard requirements to logic specifications
  • Experience on silicon bring-up and testing of wireline IP
  • Strong background in DSP and algorithms is a plus

Requested Skill Set

  • Master’s degree or higher in Electrical Engineering
  • Minimum 5 years of digital design work experience
  • Hands-on experience in implementing and demonstrating digital designs in FPGAs or ICs
We’re doing work that matters. Help us solve what others can’t.

We welcome applications from candidates with disabilities and in equity seeking groups. If you have accessibility needs during the application and interview process, we encourage you to make your needs known.

What you need to know about the Toronto Tech Scene

Although home to some of the biggest names in tech, including Google, Microsoft and Amazon, Toronto has established itself as one of the largest startup ecosystems in the world. And with over 2,000 startups — more than 30 percent of the country's total startups — Toronto continues to attract new businesses. Be it helping entrepreneurs manage their finances, simplifying business operations by automating payroll or assisting pharmaceutical companies in launching new drugs, the city's tech scene is just getting started.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account